

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
03/31/2004	Gerald L. Dybsetter	15436.366.1 7758		
22913 7590 01/11/2007 WORKMAN NYDEGGER			EXAMINER	
(F/K/A WORKMAN NYDEGGER & SEELEY)			PATEL, NIMESH G	
60 EAST SOUTH TEMPLE 1000 EAGLE GATE TOWER SAUT LAKE CITY, UT 84111		ART UNIT	PAPER NUMBER	
		2111		
EDIOD OF DESPONSE	MAII DATE	DEI IVER	Y MODE	
		DELIVERY MODE		
	03/31/2004 0 01/11/2007 DEGGER AN NYDEGGER & TEMPLE IE TOWER	03/31/2004 Gerald L. Dybsetter 0 01/11/2007 DEGGER AN NYDEGGER & SEELEY) TEMPLE TE TOWER Y, UT 84111 ERIOD OF RESPONSE MAIL DATE	03/31/2004 Gcrald L. Dybsetter 15436.366.1 0 01/11/2007 EXAM DEGGER AN NYDEGGER & SEELEY) TEMPLE TE TOWER Y, UT 84111 2111 ERIOD OF RESPONSE MAIL DATE DELIVER	

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

	Application No.	Applicant(s)			
	10/814,483	DYBSETTER ET AL.			
Office Action Summary	Examiner	Art Unit			
	Nimesh G. Patel	2111			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY WHICHEVER IS LONGER, FROM THE MAILING DA - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period w - Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tim rill apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	N. nely filed the mailing date of this communication. D (35 U.S.C. § 133).			
Status					
1) Responsive to communication(s) filed on 31 Ma	<u>arch 2004</u> .				
· —					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims					
4) Claim(s) 1-39 is/are pending in the application. 4a) Of the above claim(s) is/are withdray 5) Claim(s) is/are allowed. 6) Claim(s) 1-39 is/are rejected. 7) Claim(s) is/are objected to. 8) Claim(s) are subject to restriction and/or	vn from consideration.				
Application Papers					
9) The specification is objected to by the Examine	r .				
10)⊠ The drawing(s) filed on <u>31 March 2004</u> is/are: a)⊠ accepted or b)⊡ objected to by the Examiner.					
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).					
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.					
Priority under 35 U.S.C. § 119					
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the prior application from the International Bureau * See the attached detailed Office action for a list of	s have been received. s have been received in Applicati ity documents have been receive I (PCT Rule 17.2(a)).	on No ed in this National Stage			
Attachment(s) 1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 20041221.	4) Interview Summary Paper No(s)/Mail Do 5) Notice of Informal P 6) Other:	ate			

Application/Control Number: 10/814,483 Page 2

Art Unit: 2111

DETAILED ACTION

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-5, 8-10, 12, 13, 23-26 and 28-30 are rejected under 35 U.S.C. 102(b) as being anticipated by Creedon et al.(US 6,385,669).
- 3. Regarding claim 1, Creedon discloses a system that includes a master component(Figure 1, 10) that is configured to communicate with one or more slave components(Figure 1, 11) over a clock wire(Figure 1, 12) and a data wire(Figure 1, 13), a method for the master component communicating over the data wire while enabling recovery of synchronization between the master component and the one or more slave components, the method comprising the following: an act of determining that an operation is to be performed on a slave component of the one or more slave components; an act of monitoring the data wire of the two-wire interface upon determining that the operation is to be performed on the slave component; an act of detecting at least the predetermined number of consecutive bits of the same binary polarity have occurred on the data wire during the act of monitoring the data wire(Column 4, Lines 62-67); and an act of asserting a frame of a two-wire interface on the data wire in response to the act of detecting that the predetermined number of consecutive bits of the same polarity have occurred on the data wire(Figure 4).
- 4. Regarding claim 2, Creedon discloses a method, wherein the two-wire interface is a guaranteed header two-wire interface(Figure 4).

Application/Control Number: 10/814,483

Art Unit: 2111

5. Regarding claim 3, Creedon discloses a method, wherein the two-wire interface is not a guaranteed header two-wire interface(Column 4, Line 67-Column 5, Line 6).

Page 3

- 6. Regarding claim 4, Creedon discloses a method, wherein the act of detecting at least the predetermined number of consecutive bits comprises the following: an act of detecting at least the predetermined number of consecutive bits of a logical one(Column 4, Lines 62-67).
- 7. Regarding claim 5, Creedon discloses a method, wherein the data wire is pulled high when no components are asserting binary values on the data wire(Column 4, Lines 43-44).
- 8. Regarding claim 8, Creedon discloses a method, further comprising the following: an act of the master component asserting a clock signal on the clock wire during at least some of the act of monitoring the data wire(Column 4, Lines 62-67).
- 9. Regarding claim 9, Creedon discloses a method, further comprising the following: an act of the master component asserting a voltage level on the data wire during only a portion of the act of monitoring(Column 4, Lines 62-67).
- 10. Regarding claim 10, Creedon discloses a method, wherein the data wire is pulled high when no components are asserting binary values on the data wire(Column 4, Lines 43-44).
- 11. Regarding claim 12, Creedon discloses a method, further comprising the following: an act of the master component refraining from asserting a voltage level on the data wire during the act of monitoring(Column 4, Lines 62-67).
- 12. Regarding claim 13, Creedon discloses a method, wherein the data wire is pulled high when no components are asserting binary values on the data wire(Column 4, Lines 62-67).
- 13. Regarding claim 23, Creedon discloses a system comprising the following: a master component(Figure 1, 10); a slave component(Figure 1, 11); a clock wire(Figure 1, 14) interconnected between the master component and the slave component; a data wire(Figure 1, 13) interconnected between the master component and the slave component, wherein the

Application/Control Number: 10/814,483

Art Unit: 2111

master component is configured to perform the following: an act of determining that an operation is to be performed on the slave component; an act of monitoring the data wire of the two-wire interface upon determining that the operation is to be performed on the slave component; an act of detecting at least the predetermined number of consecutive bits of the same binary polarity have occurred on the data wire during the act of monitoring the data wire(Column 4, Lines 62-67); and an act of asserting a frame of a two-wire interface on the data wire in response to the act of detecting that the predetermined number of consecutive bits of the same polarity have occurred on the data wire(Figure 4).

- 14. Regarding claim 24, Creedon discloses a system, wherein the two-wire interface is a guaranteed header two-wire interface(Figure 4).
- 15. Regarding claim 25, Creedon discloses a system, wherein the two-wire interface is not a guaranteed header two-wire interface(Column 4, Line 67-Column 5, Line 6).
- 16. Regarding claim 26, Creedon discloses a system, wherein the data wire is pulled high when no components are asserting binary values on the data wire(Column 4, Lines 43-44).
- 17. Regarding claim 28, Creedon discloses a master component that is configured to do the following when coupled to a slave component via a clock wire and a data wire: an act of determining that an operation is to be performed on the slave component; an act of monitoring the data wire of the two-wire interface upon determining that the operation is to be performed on the slave component; an act of detecting at least the predetermined number of consecutive bits of the same binary polarity have occurred on the data wire during the act of monitoring the data wire(Column 4, Lines 62-67); and an act of asserting a frame of a two-wire interface on the data wire in response to the act of detecting that the predetermined number of consecutive bits of the same polarity have occurred on the data wire(Figure 4).

Application/Control Number: 10/814,483 Page 5

Art Unit: 2111

18. Regarding claim 29, Creedon discloses a master component, wherein the two-wire interface is a guaranteed header two-wire interface(Figure 4).

19. Regarding claim 30, Creedon discloses a master component, wherein the two-wire interface is not a guaranteed header two-wire interface(Column 4, Line 67-Column 5, Line 6).

Claim Rejections - 35 USC § 103

- 20. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 21. Claims 6, 7, 11, 14-22 and 31-39 are rejected under 35 U.S.C. 103(a) as being unpatentable over Creedon, in view of what is well known in the art.
- 22. Regarding claims 6 and 27, Creedon does not specifically disclose a system and method, wherein an act of detecting at least the predetermined number of consecutive bits of a logical zero. However, official notice is being taken that pull-down resistors are well known in the art and easily replace pull up resistors when a default zero logic is desired instead of logic one. It would have been obvious to one of ordinary skill in the art to replace the pull-up resistor with a pull-down resistor so the master can detect logical zeros as the preamble.
- 23. Regarding claim 7, a pull down resistor, as explained above, would pull the data wire low if no components are asserting binary values.
- 24. Regarding claims 11 and 14, Creedon does not specifically disclose a method, wherein the data wire is pulled low when no components are asserting binary values on the data wire. However, official notice is being taken that pull-down resistors are well known in the art and easily replace pull up resistors when a default zero logic is desired instead of logic one. It would

have been obvious to one of ordinary skill in the art to replace the pull-up resistor with a pull-down resistor so that the data wire is pulled low when no components are asserting binary values on the data wire.

- 25. Regarding claims 15-18 Creedon does not specifically disclose a method, wherein, an act of determining that a read or write operation is to be performed with an extended or shorter address as compared to other frames communicated over the data wire. However, official notice is being taken components having different size addresses is well known in the art. It would have been obvious to one of ordinary skill in the art to determine a read or write operation is to be performed with an extended or shorter address to address component with different address sizes.
- 26. Regarding claims 19 and 20, Creedon does not specifically disclose a method, wherein an act of determining that a read or write operation is to be performed with cyclic redundancy checking over the data wire. However, official notice is being taken CRC checking is well known in the art. It would have been obvious to one of ordinary skill in the art to use CRC checking to ensure there are no errors during transmission.
- 27. Regarding claims 21 and 22, Creedon does not specifically disclose a method, wherein an act of determining that a read or write operation is to be performed with acknowledgements over the data wire. However, official notice is being taken acknowledgements are well known in the art. It would have been obvious to one of ordinary skill in the art to use acknowledgements since this would ensure the master and slave receiving data properly.
- 28. Regarding claims 31-39, Creedon does not specifically disclose a master component, wherein the master component is implemented in a laser transmitter/receiver and the various types of laser transmitter/receivers. However, official notice is being taken, that it is well known in the art to use various types of laser transmitter/receivers. It would have been obvious to use

Art Unit: 2111

any types of laser transmitter/receivers to its realize the respective desired benefit of each type

of laser transmitter/receiver.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner

should be directed to Nimesh G. Patel whose telephone number is 571-272-3640. The

examiner can normally be reached on M-F, 8:30-6:00.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Rinehart H. Mark can be reached on 571-272-3632. The fax phone number for the

organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private

PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you

would like assistance from a USPTO Customer Service Representative or access to the

automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

Nimesh G Patel Examiner Art Unit 2111

NP

January 5, 2007

Glenn A. A**uve** Primary Patent Examiner Technology Center 2100